# Small Signal MOSFET

# 60 V, 380 mA, Single, N-Channel, SOT-23

### Features

- ESD Protected
- Low R<sub>DS(on)</sub>
- Surface Mount Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### Applications

- Low Side Load Switch
- Level Shift Circuits
- DC–DC Converter
- Portable Applications i.e. DSC, PDA, Cell Phone, etc.

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise stated)

-	•			
Rating	Symbol	Value	Unit	
Drain-to-Source Voltage	V <sub>DSS</sub>	60	V	
Gate-to-Source Voltage	V <sub>GS</sub>	±20	V	
$ \begin{array}{ll} \mbox{Drain Current (Note 1)} \\ \mbox{Steady State 1 sq in Pad} & T_{A} = 25^{\circ}\mbox{C} \\ \mbox{T}_{A} = 85^{\circ}\mbox{C} \end{array} $	Ι <sub>D</sub>	380 270	mA	
	Ι <sub>D</sub>	320 230	mA	
Power Dissipation Steady State 1 sq in Pad Steady State Minimum Pad	P <sub>D</sub>	420 300	mW	
Pulsed Drain Current ( $t_p = 10 \ \mu s$ )	I <sub>DM</sub>	1.5	Α	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	–55 to +150	°C	
Source Current (Body Diode)	۱ <sub>S</sub>	300	mA	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	TL	260	°C	
Gate-Source ESD Rating (HBM, Method 3015)	ESD	2000	V	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Мах	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	300	°C/W
Junction-to-Ambient – t $\leq$ 5 s (Note 1)		92	
Junction-to-Ambient - Steady State (Note 2)		417	
Junction-to-Ambient – $t \le 5$ s (Note 2)		154	

1. Surface-mounted on FR4 board using 1 sq in pad size with 1 oz Cu.

2. Surface-mounted on FR4 board using 0.08 sq in pad size with 1 oz Cu.





# **ON Semiconductor®**

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
60 V	1.6 Ω @ 10 V	380 mA	
	2.5 Ω @ 4.5 V	500 MA	

### SIMPLIFIED SCHEMATIC





\*Date Code orientation and/or position may vary depending upon manufacturing location.

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
2N7002KT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
2N7002KT1H	SOT-23 (Pb-Free)	3000/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS	•	•					
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = 250 $\mu$ A		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				71		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	ss $V_{GS} = 0 V$ , $T_J = 25^{\circ}C$				1	μΑ
		V <sub>DS</sub> = 60 V	T <sub>J</sub> = 125°C			500	1
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 50 V	T <sub>J</sub> = 25°C			100	nA
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±10	μA
		V <sub>DS</sub> = 0 V, V	/ <sub>GS</sub> = ±10 V			450	nA
		V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±5.0 V				150	nA
ON CHARACTERISTICS (Note 3)	•	•		•			-
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS},$	I <sub>D</sub> = 250 μA	1.0		2.3	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA			1.19	1.6	Ω
	$V_{GS}$ = 4.5 V, I <sub>D</sub> = 200 mA		I <sub>D</sub> = 200 mA		1.33	2.5	
Forward Transconductance	9fs	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 200 mA			530		mS
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 20 V			24.5		pF
Output Capacitance	C <sub>OSS</sub>				4.2		]
Reverse Transfer Capacitance	C <sub>RSS</sub>				2.2		1
Total Gate Charge	Q <sub>G(TOT)</sub>				0.7		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V	, V <sub>DS</sub> = 10 V;		0.1		
Gate-to-Source Charge	Q <sub>GS</sub>		00 mA		0.3		
Gate-to-Drain Charge	Q <sub>GD</sub>	1			0.1		
SWITCHING CHARACTERISTICS, V <sub>GS</sub>	s = V (Note 4)	•		-			-
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 25 V, I <sub>D</sub> = 500 mA, R <sub>G</sub> = 25 Ω			12.2		ns
Rise Time	t <sub>r</sub>				9.0		]
Turn-Off Delay Time	t <sub>d(OFF)</sub>				55.8		1
Fall Time	t <sub>f</sub>				29		1
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_{\rm J} = 25^{\circ}C$		0.8	1.2	V
		$I_{\rm S} = 200 \text{ mA}$ $T_{\rm J} = 85^{\circ} \text{C}$			0.7		1

3. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2% 4. Switching characteristics are independent of operating junction temperatures

### **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**



Drain-to-Source Voltage vs. Total Charge




Figure 9. Diode Forward Voltage vs. Current






Figure 10. Thermal Response – 1 sq in pad






Figure 11. Thermal Response – minimum pad

#### PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP** 





NOTES:

STYLE 21


PIN 1. GATE SOURCE 2.

3

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH 2.
- 3 THICKNESS. MINIMUM LEAD THICKNESS INCLODES LEAD FINISH THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
- 4. PROTRUSIONS, OR GATE BURRS

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.89	1.00	1.11	0.035	0.040	0.044	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
q	0.37	0.44	0.50	0.015	0.018	0.020	
c	0.09	0.13	0.18	0.003	0.005	0.007	
D	2.80	2.90	3.04	0.110	0.114	0.120	
Е	1.20	1.30	1.40	0.047	0.051	0.055	
e	1.78	1.90	2.04	0.070	0.075	0.081	
Г	0.10	0.20	0.30	0.004	0.008	0.012	
L1	0.35	0.54	0.69	0.014	0.021	0.029	
ΗE	2.10	2.40	2.64	0.083	0.094	0.104	
θ	0°		10°	0°		10°	

SOLDERING FOOTPRINT



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights nor the rights of others. SCILC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

2N7002K/D